74FCT3807APYGI8, Clock Buffer CMOS, 1-Input, 20-Pin SSOP
- RS-stocknr.:
- 249-4396
- Fabrikantnummer:
- 74FCT3807APYGI8
- Fabrikant:
- Renesas Electronics
Momenteel niet beschikbaar
We weten niet of dit item nog op voorraad komt, RS is van plan dit binnenkort uit ons assortiment te halen.
- RS-stocknr.:
- 249-4396
- Fabrikantnummer:
- 74FCT3807APYGI8
- Fabrikant:
- Renesas Electronics
Specificaties
Datasheets
Wetgeving en conformiteit
Productomschrijving
Zoek vergelijkbare producten door een of meer kenmerken te selecteren.
Alles selecteren | Attribuut | Waarde |
|---|---|---|
| Merk | Renesas Electronics | |
| Logic Family | CMOS | |
| Logic Function | Buffer | |
| Input Signal Type | TTL | |
| Output Logic Level | CMOS, TTL | |
| Operation Mode | Serial | |
| Number of Clock Inputs | 1 | |
| Package Type | SSOP | |
| Pin Count | 20 | |
| Alles selecteren | ||
|---|---|---|
Merk Renesas Electronics | ||
Logic Family CMOS | ||
Logic Function Buffer | ||
Input Signal Type TTL | ||
Output Logic Level CMOS, TTL | ||
Operation Mode Serial | ||
Number of Clock Inputs 1 | ||
Package Type SSOP | ||
Pin Count 20 | ||
The Renesas Electronics FCT3807/A 3.3V clock driver is built using advanced dual metal CMOS technology. This low skew clock driver offers 1:10 fan-out. The large fan-out from a single input reduces loading on the preceding driver and provides an efficient clock distribution network. The FCT3807/A offers low capacitance inputs with hysteresis for improved noise margins. Multiple power and grounds reduce noise. Typical applications are clock and signal distribution.
0.5 MICRON CMOS Technology
Guaranteed low skew < 350ps (max.)
Very low duty cycle distortion < 350ps (max.)
High speed: propagation delay < 3ns (max.)
Very low CMOS power levels
TTL compatible inputs and outputs
1:10 fan-out
Maximum output rise and fall time < 1.5ns (max.)
Low input capacitance: 4.5pF typical
VCC = 3.3V ± 0.3V
Inputs can be driven from 3.3V or 5V components
Available in SSOP, SOIC, and QSOP packages
Guaranteed low skew < 350ps (max.)
Very low duty cycle distortion < 350ps (max.)
High speed: propagation delay < 3ns (max.)
Very low CMOS power levels
TTL compatible inputs and outputs
1:10 fan-out
Maximum output rise and fall time < 1.5ns (max.)
Low input capacitance: 4.5pF typical
VCC = 3.3V ± 0.3V
Inputs can be driven from 3.3V or 5V components
Available in SSOP, SOIC, and QSOP packages
Gerelateerde Links
- 74FCT3807APYGI8, Clock Buffer CMOS, 1-Input, 20-Pin SSOP
- 49FCT3805APYGI8, Clock Buffer CMOS, 2-Input, 20-Pin SSOP
- 49FCT3805APYG8, Clock Buffer CMOS, 2-Input, 20-Pin SSOP
- 74FCT3807APYG, Clock Divider CMOS, 1-Input, 20-Pin SSOP
- 49FCT3805DPYGI, Clock Divider CMOS, 2-Input, 20-Pin SSOP
- 49FCT3805APYG, Clock Divider CMOS, 2-Input, 20-Pin SSOP
- 49FCT3805APYGI, PLL Clock Driver CMOS, 10-Input, 20-Pin SSOP
- 49FCT3805EPYGI, PLL Clock Driver CMOS, 10-Input, 20-Pin SSOP
