854S006AGILF, Clock Buffer LVDS, 2-Input, 24-Pin SOIC
- RS-stocknr.:
- 216-6214
- Fabrikantnummer:
- 854S006AGILF
- Fabrikant:
- Renesas Electronics
Bulkkorting beschikbaar
Subtotaal (1 eenheid)*
€ 21,83
(excl. BTW)
€ 26,41
(incl. BTW)
GRATIS bezorging voor bestellingen vanaf € 75,00
Op voorraad
- Plus verzending 65 stuk(s) vanaf 26 januari 2026
Heeft u meer nodig? Klik op 'Controleer leverdata' voor extra voorraad en levertijden.
Aantal stuks | Per stuk |
|---|---|
| 1 - 9 | € 21,83 |
| 10 - 24 | € 20,05 |
| 25 - 49 | € 19,20 |
| 50 - 99 | € 18,49 |
| 100 + | € 16,95 |
*prijsindicatie
- RS-stocknr.:
- 216-6214
- Fabrikantnummer:
- 854S006AGILF
- Fabrikant:
- Renesas Electronics
Specificaties
Datasheets
Wetgeving en conformiteit
Productomschrijving
Zoek vergelijkbare producten door een of meer kenmerken te selecteren.
Alles selecteren | Attribuut | Waarde |
|---|---|---|
| Merk | Renesas Electronics | |
| Logic Family | LVDS | |
| Logic Function | Clock Buffer | |
| Input Signal Type | LVDS | |
| Number of Clock Inputs | 2 | |
| Package Type | SOIC | |
| Pin Count | 24 | |
| Alles selecteren | ||
|---|---|---|
Merk Renesas Electronics | ||
Logic Family LVDS | ||
Logic Function Clock Buffer | ||
Input Signal Type LVDS | ||
Number of Clock Inputs 2 | ||
Package Type SOIC | ||
Pin Count 24 | ||
The Renesas Electronics 854S006 is a low skew, high performance 1-to-6, Differential-to-LVDS fanout buffer. The CLK, nCLK pair can accept most standard differential input levels. The 854S006 is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the 854S006 ideal for those clock distribution applications demanding well defined performance and repeatability.
Six differential LVDS outputs
One differential clock input pair
CLK, nCLK pair can accept the following differential input
levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
Maximum output frequency: 1.7GHz
Translates any single-ended input signal to LVDS levels with
resistor bias on nCLK input
Output Skew: 55ps (maximum)
Propagation delay: 850ps (maximum)
Additive phase jitter, RMS: 0.067ps (typical)
Full 3.3V or 2.5V supply
-40°C to 85°C ambient operating temperature
One differential clock input pair
CLK, nCLK pair can accept the following differential input
levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
Maximum output frequency: 1.7GHz
Translates any single-ended input signal to LVDS levels with
resistor bias on nCLK input
Output Skew: 55ps (maximum)
Propagation delay: 850ps (maximum)
Additive phase jitter, RMS: 0.067ps (typical)
Full 3.3V or 2.5V supply
-40°C to 85°C ambient operating temperature
Gerelateerde Links
- 854S006AGILF, Clock Buffer LVDS, 2-Input, 24-Pin SOIC
- 5T9306NLGI, Clock Buffer LVDS, 1-Input, 8-Pin SOIC
- 524MILF, Clock Buffer, 1-Input, 8-Pin SOIC
- 853S011BGILF, Clock Buffer, 2-Input, 8-Pin SOIC
- 553SCMGI, Clock Buffer, 1-Input, 8-Pin SOIC
- 553MILF, Clock Buffer, 1-Input, 8-Pin SOIC
- 551MILF, Clock Buffer, 1-Input, 8-Pin SOIC
- 551MILFT, Clock Buffer, 1-Input, 8-Pin SOIC