Winbond W9712G6KB25I DDR2 SDRAM 128 MB Surface, 84-Pin 16 bit TFBGA

Bulkkorting beschikbaar

Subtotaal (1 verpakking van 5 eenheden)*

€ 11,16

(excl. BTW)

€ 13,505

(incl. BTW)

Add to Basket
selecteer of typ hoeveelheid
Tijdelijk niet op voorraad
  • Verzending vanaf 06 juli 2026
Heeft u meer nodig? Klik op 'Controleer leverdata' voor extra voorraad en levertijden.
Aantal stuks
Per stuk
Per verpakking*
5 - 5€ 2,232€ 11,16
10 - 15€ 2,03€ 10,15
20 - 45€ 1,992€ 9,96
50 - 95€ 1,968€ 9,84
100 +€ 1,766€ 8,83

*prijsindicatie

Verpakkingsopties
RS-stocknr.:
188-2730
Fabrikantnummer:
W9712G6KB25I
Fabrikant:
Winbond
Zoek vergelijkbare producten door een of meer kenmerken te selecteren.
Alles selecteren

Merk

Winbond

Memory Size

128MB

Product Type

DDR2 SDRAM

Organisation

16M x 8 Bit

Data Bus Width

16bit

Address Bus Width

15bit

Number of Bits per Word

8

Maximum Random Access Time

0.4ns

Number of Words

16M

Mount Type

Surface

Package Type

TFBGA

Pin Count

84

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

95°C

Length

12.6mm

Height

0.8mm

Width

8.1 mm

Series

W9712G6KB

Standards/Approvals

RoHS

Automotive Standard

No

Supply Current

135mA

Maximum Supply Voltage

1.9V

Minimum Supply Voltage

1.7V

The W9712G6KB is a 128M bits DDR2 SDRAM and speed involving -25, 25I and -3.

Double Data Rate architecture: two data transfers per clock cycle

CAS Latency: 3, 4, 5 and 6

Burst Length: 4 and 8

Bi-directional, differential data strobes (DQS and /DQS ) are transmitted / received with data

Edge-aligned with Read data and center-aligned with Write data

DLL aligns DQ and DQS transitions with clock

Differential clock inputs (CLK and /CLK)

Data masks (DM) for write data

Commands entered on each positive CLK edge, data and data mask are referenced to both edges of /DQS

Posted /CAS programmable additive latency supported to make command and data bus efficiency

Read Latency = Additive Latency plus CAS Latency (RL = AL + CL)

Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality

Auto-precharge operation for read and write bursts

Auto Refresh and Self Refresh modes

Precharged Power Down and Active Power Down

Write Data Mask

Write Latency = Read Latency - 1 (WL = RL - 1)

Interface: SSTL_18

Gerelateerde Links

Recently viewed