ISSI IS42S32800J-6TL SDRAM 8 MB Surface, 86-Pin 32 bit TSOP II
- RS-stocknr.:
- 648-093
- Fabrikantnummer:
- IS42S32800J-6TL
- Fabrikant:
- ISSI
Subtotaal (1 eenheid)*
€ 3,81
(excl. BTW)
€ 4,61
(incl. BTW)
GRATIS bezorging voor bestellingen vanaf € 90,00
Op voorraad
- Plus verzending 108 stuk(s) vanaf 01 juni 2026
Heeft u meer nodig? Klik op 'Controleer leverdata' voor extra voorraad en levertijden.
Aantal stuks | Per stuk |
|---|---|
| 1 + | € 3,81 |
*prijsindicatie
- RS-stocknr.:
- 648-093
- Fabrikantnummer:
- IS42S32800J-6TL
- Fabrikant:
- ISSI
Specificaties
Datasheets
Wetgeving en conformiteit
Productomschrijving
Zoek vergelijkbare producten door een of meer kenmerken te selecteren.
Alles selecteren | Attribuut | Waarde |
|---|---|---|
| Merk | ISSI | |
| Memory Size | 8MB | |
| Product Type | SDRAM | |
| Organisation | 8M x 32 bit | |
| Data Bus Width | 32bit | |
| Maximum Clock Frequency | 166MHz | |
| Maximum Random Access Time | 6ns | |
| Mount Type | Surface | |
| Package Type | TSOP II | |
| Pin Count | 86 | |
| Minimum Operating Temperature | 0°C | |
| Maximum Operating Temperature | 70°C | |
| Standards/Approvals | RoHS | |
| Series | IS42S32800J | |
| Minimum Supply Voltage | -0.5V | |
| Automotive Standard | No | |
| Supply Current | 140mA | |
| Maximum Supply Voltage | 4.6V | |
| Alles selecteren | ||
|---|---|---|
Merk ISSI | ||
Memory Size 8MB | ||
Product Type SDRAM | ||
Organisation 8M x 32 bit | ||
Data Bus Width 32bit | ||
Maximum Clock Frequency 166MHz | ||
Maximum Random Access Time 6ns | ||
Mount Type Surface | ||
Package Type TSOP II | ||
Pin Count 86 | ||
Minimum Operating Temperature 0°C | ||
Maximum Operating Temperature 70°C | ||
Standards/Approvals RoHS | ||
Series IS42S32800J | ||
Minimum Supply Voltage -0.5V | ||
Automotive Standard No | ||
Supply Current 140mA | ||
Maximum Supply Voltage 4.6V | ||
- Land van herkomst:
- CN
The ISSI 256Mb SDRAM is a high-speed CMOS dynamic random-access memory designed for 3.3V Vdd and 3.3V Vddq systems, containing 268435456 bits. It is internally organized as a quad-bank DRAM with a synchronous interface, with each 67108864-bit bank arranged as 4096 rows by 512 columns by 32 bits. The device supports AUTO REFRESH mode and a power-saving power-down mode. All signals are registered on the positive edge of the clock signal CLK.
LVTTL Interface
Auto Refresh (CBR)
Self Refresh