Nexperia 74AUP2G08DC,125, 2 2-Input AND Schmitt Trigger Input Logic Gate, 8-Pin VSSOP

Bulkkorting beschikbaar

Subtotaal (1 verpakking van 25 eenheden)*

€ 5,75

(excl. BTW)

€ 7,00

(incl. BTW)

Add to Basket
selecteer of typ hoeveelheid
Tijdelijk niet op voorraad
  • Verzending vanaf 01 september 2026
Heeft u meer nodig? Klik op 'Controleer leverdata' voor extra voorraad en levertijden.
Aantal stuks
Per stuk
Per verpakking*
25 - 225€ 0,23€ 5,75
250 - 600€ 0,223€ 5,58
625 - 1225€ 0,218€ 5,45
1250 - 2475€ 0,212€ 5,30
2500 +€ 0,206€ 5,15

*prijsindicatie

Verpakkingsopties
RS-stocknr.:
153-2935
Fabrikantnummer:
74AUP2G08DC,125
Fabrikant:
Nexperia
Zoek vergelijkbare producten door een of meer kenmerken te selecteren.
Alles selecteren

Merk

Nexperia

Product Type

Logic Gate

Logic Function

AND

Mount Type

Surface

Number of Elements

2

Number of Inputs per Gate

2

Schmitt Trigger Input

Yes

Package Type

VSSOP

Pin Count

8

Logic Family

AUP

Input Type

CMOS

Minimum Operating Temperature

-40°C

Maximum High Level Output Current

-4mA

Maximum Propagation Delay Time @ CL

8.3ns

Maximum Operating Temperature

125°C

Standards/Approvals

No

Width

2.4 mm

Series

74AUP2G

Maximum Supply Voltage

3.6V

Height

0.85mm

Minimum Supply Voltage

0.8V

Length

2.1mm

Maximum Low Level Output Current

4mA

Automotive Standard

No

Output Type

ECL

Low-power dual 2-input AND gate, The 74AUP2G08 provides the dual 2-input AND function. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.

Wide supply voltage range from 0.8 V to 3.6 V

High noise immunity

Low static power consumption, ICC = 0.9 μA (maximum)

Latch-up performance exceeds 100 mA per JESD78 Class II

Inputs accept voltages up to 3.6 V

Low noise overshoot and undershoot < 10 % of VCC

IOFF circuitry provides partial power-down mode operation

Multiple package options

Gerelateerde Links