Toshiba 74VHCT125AFT Quad Bus Buffer, 14-Pin TSSOP

Momenteel niet beschikbaar
We weten niet of dit item nog op voorraad komt, RS is van plan dit binnenkort uit ons assortiment te halen.
Verpakkingsopties
RS-stocknr.:
171-3544
Fabrikantnummer:
74VHCT125AFT
Fabrikant:
Toshiba
Zoek vergelijkbare producten door een of meer kenmerken te selecteren.
Alles selecteren

Merk

Toshiba

Logic Family

74VHCT

Mounting Type

Surface Mount

Package Type

TSSOP

Pin Count

14

Maximum High Level Output Current

-8mA

Maximum Low Level Output Current

8mA

Maximum Propagation Delay Time @ Maximum CL

9.5 ns @ 50 pF

Dimensions

5 x 4.4 x 1mm

Maximum Operating Supply Voltage

5.5 V

Length

5mm

Automotive Standard

AEC-Q100

Maximum Operating Temperature

+125 °C

Propagation Delay Test Condition

50pF

Minimum Operating Supply Voltage

4.5 V

Minimum Operating Temperature

-40 °C

Width

4.4mm

Height

1mm

The 74VHCT125AFT and 74VHCT126AFT are high speed CMOS QUAD BUS BUFFERs fabricated with silicon gate C2MOS technology. They achieve the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The 74VHCT125AFT requires the 3-state control input G to be set high to place the output into the high impedance state, whereas the 74VHCT126AFT requires the control input G to be set low to place the output into high impedance. The input voltage are compatible with TTL output voltage. This device may be used as a level converter for interfacing 3.3 V to 5 V system. Input protection and output circuit ensure that 0 to 5.5 V can be applied to the input and output (Note) pins without regard to the supply voltage. There structure prevents device destruction due to mismatched supply and input/ output voltages such as battery back up, hot board insertion, etc.

Wide operating temperature range: Topr = -40 to 125 
High speed: Propagation delay time = 3.8 ns (typ.) at VCC = 5.0 V
Quiescent supply current: ICC = 4.0 μA (max) at Ta = 25 
Compatible with TTL input: VIL = 0.8 V(max)
VIH = 2.0 V(min)
Power down protection is provided on all inputs and outputs.
Balanced propagation delays: tPLH ≈ tPHL
Low noise: VOLP = 0.8 V (max)
Pin and function compatible with the 74 series

Gerelateerde Links