Silicon Labs Si53341-B-GM Clock Buffer 0 → 200 MHz 16-Pin QFN

  • RS-stocknr. 173-2716
  • Fabrikantnummer SI53341-B-GM
  • Fabrikant Silicon Labs
Datasheets
Wetgeving en conformiteit
Conform
Land van herkomst: TW
Productomschrijving

Si5334x Fanout Clock Buffers

The Silicon Labs Si5334x family are LVDS Fanout Clock Buffers that offer low jitter characteristics of 50 fs and feature built in LDOs for high PSRR performance.

Features

Ultra-low additive jitter: 50 fs RMS
Built-in LDOs for high PSRR performance and a reduction in external components
Up to 10 LVDS outputs (model dependent)
Multi-format inputs: LVPECL, Low-power LVPECL, LVDS, CML, HCSL, LVCMOS
Wide frequency range: DC to 200 MHz, 725 MHz or 1250 MHz (model dependent)
Output enable
Compatible with Si534x Clocks and Si5xx Oscillators

Specificaties
Kenmerk Waarde
Number of Elements per Chip 4
Maximum Supply Current 140 mA
Maximum Input Frequency 200MHz
Mounting Type Surface Mount
Package Type QFN
Pin Count 16
Dimensions 3 x 3 x 0.85mm
Length 3mm
Width 3mm
Height 0.85mm
Maximum Operating Supply Voltage 3.63 V
Maximum Operating Temperature +85 °C
Maximum Output Frequency 200MHz
Minimum Operating Supply Voltage 2.97 V
Minimum Output Frequency 0MHz
Minimum Operating Temperature -40 °C
Tijdelijk niet op voorraad – voor levertijd of een alternatief product neem contact op via Live Chat of zoek een vergelijkbaar product op de website.
Prijs Each (In a Tray of 490)
0,915
(excl. BTW)
1,107
(incl. BTW)
Aantal stuks
Per stuk
Per tray*
490 - 1960
0,915 €
448,35 €
2450 +
0,875 €
428,75 €
*prijsindicatie
Related Products
Low Voltage Differential Signaling, or LVDS, is an ...
Description:
Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables. Applications: Firewire, SATA, SCSI.
The PL123-02N is a low-cost general purpose 1-to-2 ...
Description:
The PL123-02N is a low-cost general purpose 1-to-2 LVCMOS fan-out buffer. An output enable (OE) pin is available to enable the outputs or disable them into an active low state. When the outputs are disabled, the IC consumes less than ...
The PL133-37 is an advanced fanout buffer design ...
Description:
The PL133-37 is an advanced fanout buffer design for high performance, low-power, small form-factor applications. The PL133-37 accepts a LVCMOS or a Sine Wave reference clock input of 1MHz to 150MHz and produces three outputs of the same frequency. Reference ...
The CY23EP05 is a 2.5 V or 3.3 ...
Description:
The CY23EP05 is a 2.5 V or 3.3 V zero delay buffer designed to distribute low-jitter high-speed clocks and is available in a 8-pin SOIC package. It accepts one reference input, and drives out five low-skew clocks. The -1H version ...