NB3N2302DG, Frequency Multiplier Dual, 8-Pin SOIC

Datasheets
Wetgeving en conformiteit
Conform
Land van herkomst: PH
Productomschrijving

Clock Generators, ON Semiconductor

Emitter Coupled Logic (ECL)
Arithmetic functions such as counters, dividers

Clock Generators/Buffers

Specificaties
Kenmerk Waarde
Number of Elements per Chip 2
Maximum Supply Current 50 mA
Maximum Input Frequency 133MHz
Mounting Type Surface Mount
Package Type SOIC
Pin Count 8
Dimensions 5 x 4 x 1.5mm
Length 5mm
Width 4mm
Height 1.5mm
Maximum Operating Supply Voltage 7 V
Maximum Operating Temperature +70 °C
Maximum Output Frequency 133MHz
Minimum Operating Supply Voltage -0.5 V
Minimum Operating Temperature 0 °C
Minimum Output Frequency 10MHz
Tijdelijk niet op voorraad – voor levertijd of een alternatief product neem contact op via Live Chat of zoek een vergelijkbaar product op de website.
Prijs Each (In a Tube of 98)
1,809
(excl. BTW)
2,189
(incl. BTW)
Aantal stuks
Per stuk
Per tube*
98 +
1,809 €
177,282 €
*prijsindicatie
Related Products
I²C, pronounced I-squared-C, stands for Inter-Integrated Circuit. This ...
Description:
I²C, pronounced I-squared-C, stands for Inter-Integrated Circuit. This two-wire interface is a multi-master, multi-slave, single-ended, serial computer bus. SMBus is a subset of I²C.
I²C, pronounced I-squared-C, stands for Inter-Integrated Circuit. This ...
Description:
I²C, pronounced I-squared-C, stands for Inter-Integrated Circuit. This two-wire interface is a multi-master, multi-slave, single-ended, serial computer bus. SMBus is a subset of I²C.
I²C, pronounced I-squared-C, stands for Inter-Integrated Circuit. This ...
Description:
I²C, pronounced I-squared-C, stands for Inter-Integrated Circuit. This two-wire interface is a multi-master, multi-slave, single-ended, serial computer bus. SMBus is a subset of I²C.
The Silicon Labs Si531x/2x/6x/7x jitter attenuators generate any ...
Description:
The Silicon Labs Si531x/2x/6x/7x jitter attenuators generate any combination of output frequencies from any input frequency. Using the Silicon Labs third-generation DSPLL architecture they simplify your clock tree design by replacing multiple clocks and oscillators. Minimising your BOM count and ...