Cypress Semiconductor, CY2309SXC-1H

Datasheets
Wetgeving en conformiteit
Conform
Productomschrijving

The CY2309 is a low-cost 3.3 V zero delay buffer designed to distribute high speed clocks and is available in a 16-pin SOIC or TSSOP package. The CY2305 is an 8-pin version of the CY2309. It accepts one reference input, and drives out five low skew clocks. The -1H versions of each device operate at up to 100-/133 MHz frequencies, and have higher drive than the -1 devices. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. The CY2309 has two banks of four outputs each, which can be controlled by the select inputs. If all output clocks are not required, Bank B can be three-stated. The select inputs also allow the input clock to be directly applied to the outputs for chip and system testing purposes. The CY2305 and CY2309 PLLs enter a power-down mode when there are no rising edges on the REF input. In this state, the outputs are three-stated and the PLL is turned off, resulting in less than 25.0 μA current draw for these parts.

Specificaties
Kenmerk Waarde
Number of Elements per Chip 1
Maximum Supply Current 32 mA
Maximum Input Frequency 133MHz
Mounting Type Surface Mount
Package Type TSSOP
Pin Count 16
Dimensions 5.1 x 4.5 x 0.95mm
Length 5.1mm
Width 4.5mm
Height 0.95mm
Maximum Operating Supply Voltage 3.6 V
Maximum Operating Temperature +70 °C
Maximum Output Frequency 133.3MHz
Minimum Operating Supply Voltage 3 V
Minimum Operating Temperature 0 °C
Minimum Output Frequency 10MHz
144 op voorraad - levertijd is 1 werkdag(en).
Prijs Each (In a Tube of 48)
5,195
(excl. BTW)
6,286
(incl. BTW)
Aantal stuks
Per stuk
Per tube*
48 - 96
5,195 €
249,36 €
144 - 240
4,729 €
226,992 €
288 - 480
4,274 €
205,152 €
528 - 960
3,467 €
166,416 €
1008 +
3,228 €
154,944 €
*prijsindicatie
Related Products
The Silicon Labs Si5334x family are LVDS Fanout ...
Description:
The Silicon Labs Si5334x family are LVDS Fanout Clock Buffers that offer low jitter characteristics of 50 fs and feature built in LDOs for high PSRR performance. Ultra-low additive jitter: 50 fs RMSBuilt-in LDOs for high PSRR performance and a ...
Clock Buffers from Texas Instruments combine low additive ...
Description:
Clock Buffers from Texas Instruments combine low additive jitter and skew with highly flexible input/output formats which make it easy to distribute clock signals.
Low Voltage Differential Signaling, or LVDS, is an ...
Description:
Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables. Applications: Firewire, SATA, SCSI.
The CY22393, CY22394, and CY22395 are a family ...
Description:
The CY22393, CY22394, and CY22395 are a family of parts designed as upgrades to the existing CY22392 device. These parts have similar performance to the CY22392, but provide advanced features to meet the needs of more demanding applications. The clock ...