Cypress Semiconductor, CY2292FXI

Wetgeving en conformiteit

The CY2292 is a third-generation family of clock generators. The CY2292 is upwardly compatible with the industry standard ICD2023 and ICD2028 and continues their tradition by providing a high level of customizable features to meet the diverse clock generation needs of modern motherboards and other synchronous systems. All parts provide a highly configurable set of clocks for PC motherboard applications. Each of the four configurable clock outputs (CLKA–CLKD) can be assigned 1 of 30 frequencies in any combination. Multiple outputs configured for the same or related frequencies have low (less than 500 ps) skew, in effect providing on-chip buffering for heavily loaded signals. The CY2292 can be configured for either 5 V or 3.3 V operation. The internal ROM tables use EPROM technology, allowing full customization of output frequencies. The reference oscillator is designed for 10 MHz to 25 MHz crystals, providing additional flexibility. No external components are required with this crystal. Alternatively, an external reference clock of frequency between 1 MHz and 30 MHz can be used.

Kenmerk Waarde
Number of Elements per Chip 3
Maximum Supply Current 110 (Typ.) mA
Maximum Input Frequency 30MHz
Mounting Type Surface Mount
Package Type SOIC
Pin Count 16
Dimensions 9.98 x 3.98 x 1.47mm
Length 9.98mm
Width 3.98mm
Height 1.47mm
Maximum Operating Supply Voltage 5.5 V
Maximum Operating Temperature +85 °C
Maximum Output Frequency 80MHz
Minimum Operating Supply Voltage 4.5 V
Minimum Operating Temperature -40 °C
Minimum Output Frequency 76.92kHz
tijdelijk niet op voorraad – nieuwe voorraad verwacht op 18/08/2020, met een levertijd van 2 à 3 werkdagen.
Prijs Each (In a Tube of 48)
(excl. BTW)
(incl. BTW)
Aantal stuks
Per stuk
Per tube*
48 - 48
11,763 €
564,624 €
96 - 240
10,809 €
518,832 €
288 - 480
9,865 €
473,52 €
528 - 960
9,226 €
442,848 €
1008 +
8,451 €
405,648 €
Related Products
Integrated phase-locked loop (PLL)Commercial and industrial operationFlash programmableField ...
Integrated phase-locked loop (PLL)Commercial and industrial operationFlash programmableField programmableTwo-wire I2C interfaceLow skew, low jitter, high accuracy outputs3.3 V operation with 2.5 V output option16-pin TSSOPInternal PLL to generate six outputs up to 200 MHz. Able to generate custom frequencies from ...
10 MHz to 100/133 MHz operating range, compatible ...
10 MHz to 100/133 MHz operating range, compatible with CPU and PCI bus frequenciesZero input-output propagation delay60-ps typical cycle-to-cycle jitter (high drive)Multiple low skew outputs85 ps typical output-to-output skewOne input drives five outputs (CY2305)One input drives nine outputs, grouped as ...
The CY22392 is an upgrade to the existing ...
The CY22392 is an upgrade to the existing CY2292. The new device has a wider frequency range, greater flexibility, improved performance, and incorporates many features that reduce PLL sensitivity to external system issues. The device has three PLLs which, when ...
The CY2304 is a 3.3 V zero delay ...
The CY2304 is a 3.3 V zero delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high performance applications. The part has an on-chip phase-locked loop (PLL) that locks to an input clock presented on ...