Microchip SY89835UMG-TR PLL Clock Buffer 8-Pin MLF

  • RS-stocknr. 165-4056
  • Fabrikantnummer SY89835UMG-TR
  • Fabrikant Microchip
Datasheets
Wetgeving en conformiteit
Conform
Land van herkomst: TH
Productomschrijving

LVDS Line Drivers, Micrel

LVDS Communication

Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables.

Applications: Firewire, SATA, SCSI

Specificaties
Kenmerk Waarde
Number of Elements per Chip 3
Maximum Supply Current 70 mA
Maximum Input Frequency 3GHz
Mounting Type Surface Mount
Package Type MLF
Pin Count 8
Dimensions 2 x 2 x 0.8mm
Length 2mm
Width 2mm
Height 0.8mm
Maximum Operating Supply Voltage 2.63 V
Maximum Operating Temperature +85 °C
Minimum Operating Supply Voltage 2.37 V
Minimum Operating Temperature -40 °C
tijdelijk niet op voorraad – nieuwe voorraad verwacht op 08/09/2020, met een levertijd van 2 à 3 werkdagen.
Prijs Each (On a Reel of 1000)
2,03
(excl. BTW)
2,46
(incl. BTW)
Aantal stuks
Per stuk
Per reel*
1000 +
2,03 €
2.030,00 €
*prijsindicatie
Related Products
The Silicon Labs Si5334x family are LVDS Fanout ...
Description:
The Silicon Labs Si5334x family are LVDS Fanout Clock Buffers that offer low jitter characteristics of 50 fs and feature built in LDOs for high PSRR performance. Ultra-low additive jitter: 50 fs RMSBuilt-in LDOs for high PSRR performance and a ...
The Silicon Labs Si5332x family are LVPECL Fanout ...
Description:
The Silicon Labs Si5332x family are LVPECL Fanout Clock Buffers that offer low jitter characteristics of 50 fs and feature built in LDOs for high PSRR performance. Ultra-low additive jitter: 50 fs RMSBuilt-in LDOs for high PSRR performance and a ...
The PL123-02N is a low-cost general purpose 1-to-2 ...
Description:
The PL123-02N is a low-cost general purpose 1-to-2 LVCMOS fan-out buffer. An output enable (OE) pin is available to enable the outputs or disable them into an active low state. When the outputs are disabled, the IC consumes less than ...
The PL133-37 is an advanced fanout buffer design ...
Description:
The PL133-37 is an advanced fanout buffer design for high performance, low-power, small form-factor applications. The PL133-37 accepts a LVCMOS or a Sine Wave reference clock input of 1MHz to 150MHz and produces three outputs of the same frequency. Reference ...